


FIG. 1



F I G. 2




FIG. 3




FIG. 4

PRESENCE BIT	XD BIT	YD BIT	
X MASK BIT	X ADDRESS	Y ADDRESS	Y MASK BIT
1	0	12	5
1	0	6	5
1	1	12	8
1	0	5	35
1	0	6	35

F I G. 5




FIG. 6







FIG. 7




F I G. 8




F I G. 9



F I G. 1 0



F I G. 1 1 A



F I G. 1 1 B




FIG. 12 A




FIG. 12 B





FIG. 13



F I G. 1 4

